Home › Forums › MagCAD Support › HDL Models This forum has 18 topics, 88 replies, and was last updated 3 years, 7 months ago by Rishikesh G. Viewing 16 topics - 1 through 15 (of 19 total) 1 2 → Topic Voices Posts Last Post Forum rules: Read before posting Started by: Fabrizio in: Feature Requests 1 1 5 years, 5 months ago Fabrizio What is the meaning ofElement translation,function detection …time Started by: Rishikesh G 2 3 3 years, 7 months ago Rishikesh G magCAD file is closing automatically when i am exporitng the components Started by: Rishikesh G 3 14 3 years, 7 months ago Fabrizio Input Missing for Cell Started by: Saurabh Kumar 4 12 4 years ago farnoosh farzaneh i-NML Technology problem in running the file Started by: Divyang Thakkar 2 3 4 years, 2 months ago Umberto Error During Simulating using Xilinx ISE Started by: Saurabh Kumar 3 4 4 years, 3 months ago Fabrizio not able to generate VHDL file. Started by: Anshul Dalal 4 13 4 years, 7 months ago Umberto iNML file(.vhdl) not able to run behavioral code Started by: Divyang Thakkar 3 7 5 years, 2 months ago Umberto Parameters Query Started by: Saurabh Kumar 2 2 5 years, 2 months ago Fabrizio Calculate the bounding area and extract critical path Started by: RASHMISHREE ROUT 2 2 5 years, 3 months ago Fabrizio unable to get the output waveform Started by: RASHMISHREE ROUT 2 5 5 years, 3 months ago Umberto Majority Voter Started by: Saurabh Kumar 2 2 5 years, 3 months ago Umberto Error in VHDL Simulation using Xilinx ISE Started by: Bandan Bhoi 2 6 5 years, 3 months ago Umberto Error in VHDL Simulation of iNML wire Started by: peyman safiri 2 3 5 years, 3 months ago Umberto vhdl component file is not generated Started by: RASHMISHREE ROUT 4 7 5 years, 4 months ago Fabrizio Simulation for half adder Started by: Chinmay Joshi 2 6 5 years, 5 months ago Chinmay Joshi Viewing 16 topics - 1 through 15 (of 19 total) 1 2 → You must be logged in to create new topics. Log In Username: Password: Keep me signed in Log In