Home › Forums › MagCAD Support › HDL Models › not able to generate VHDL file. › Reply To: not able to generate VHDL file.
November 1, 2018 at 5:16 pm #1627
I had already attached the pdf file in the question too.
I have a couple of doubts too.
1. Does MagCAD work fine when working with complex circuit involving more than ‘2’ layers?
2. Is it valid to take input from an upper layer to the lower layer using ‘Via’ QCA item? I have attached a screenshot below and encircled the cells in which I have used ‘Via’ to take input in a different layer. Please let me know if there is some error in my schematic.
- This reply was modified 4 years, 7 months ago by Anshul Dalal.