Home › Forums › MagCAD Support › HDL Models › Error in VHDL Simulation using Xilinx ISE › Reply To: Error in VHDL Simulation using Xilinx ISE
February 6, 2018 at 4:39 pm
#1241
![Umberto](https://topolinano.polito.it/wp-content/uploads/ultimatemember/15/profile_photo-80x80.jpg?1722075839)
Moderator
Hi,
both the tool should be fine. I’m using Modelsim without any problem. If the error persist, could you please post some details about it?
Thanks,
Umberto