Reply To: Error in VHDL Simulation using Xilinx ISE

[Umberto]

Hi,

both the tool should be fine. I’m using Modelsim without any problem. If the error persist, could you please post some details about it?

Thanks,
Umberto