Home Forums MagCAD Support Circuit Design Reducing the Latency

Tagged: ,

Viewing 2 posts - 1 through 2 (of 2 total)
  • Author
  • #1210
    Chinmay JoshiChinmay Joshi


    I wanted to know if there is a way to reduce the latency in MagCAD. As it is in your full adder circuit, the carry bit comes before the sum bit. Is there a way in which we can reduce the latency of the sum bit and make the carry bit and the sum bit appear simultaneously?

    • This topic was modified 6 years, 5 months ago by FabrizioFabrizio.

    Dear Chinmay,

    the total latency related to the number of ANC to be crossed. In principle, to reduce the latency you should reduce the number of gates. Another possibility is to synchronize the two outputs by adding some delays on the fastest path.


Viewing 2 posts - 1 through 2 (of 2 total)
  • The topic ‘Reducing the Latency’ is closed to new replies.