Home Forums ToPoliNano Support HDL Compiler parser error

Viewing 2 posts - 1 through 2 (of 2 total)
  • Author
  • #1540
    Ali AkbarAli Akbar

    I am a newbie in here. When I try to compile my first VHDL code, parser error is appeared. what is the problem?


    Dear Ali,

    the HDL parser can accept only structural/post-synthesis VHDL description. This means that for each used gate the corresponding component should be declared within the architecture. ToPoliNano is not a synthesis tool. It takes the nestist and perform the physical design.
    In your specific case, the declaration of the XOR gate is missing. However, I would suggest using ONLY the 4 gates supported by the iNML technology as reported in the ToPoliNano documentation, which are:
    – AND
    – OR
    – INV
    – MV

Viewing 2 posts - 1 through 2 (of 2 total)
  • The topic ‘parser error’ is closed to new replies.