- This topic has 1 reply, 2 voices, and was last updated 7 years, 7 months ago by
.
Viewing 2 posts - 1 through 2 (of 2 total)
-
Posts
-
Hello Sir,
I am trying to design basic digital circuits using pNML in magCAD. According to the pNML principle, in majority voter if any of its inputs is a fixed 0 or a fixed 1 then it will behave as a NAND gate or NOR gate respectively. But in my circuit layout when i am giving a fixed 0 to one input of the majority voter it is behaving as an AND gate and as a OR gate when a fixed 1 is provided. Here i am giving my circuit layouts. Kindly let me know the fault in my circuit.
Viewing 2 posts - 1 through 2 (of 2 total)
- You must be logged in to reply to this topic.