Home › Forums › MagCAD Support › HDL Models › Error in VHDL Simulation of iNML wire › Reply To: Error in VHDL Simulation of iNML wire
February 8, 2018 at 4:47 pm
#1259
![Umberto](https://topolinano.polito.it/wp-content/uploads/ultimatemember/15/profile_photo-80x80.jpg?1722075642)
Moderator
Hi,
you missed a “;” in your assignment.
Furthermore a wait statement is needed inside the stimuli process.
For example:
A <='1';
wait for 10 ns;
A <='0';
wait for 10 us;