Dear Rishikesh,
Within the log file, the user will find the execution time of the main steps of the VHDL generation algorithm, in particular: element translation, connection detection, and function detection. It is not a problem.
We are updating the documentation to mention also these outputs in the log file.