Hi,
I don’t get the point. Can you please upload the .qll files of the 4.18um2 circuit and the 8.1um2?
In general, the circuit latency depends on the critical path, which is represented by the longest nanowire + nucleation. If a component is inserted in a larger design I would expect that the bounding box area increases.
Fabrizio