I get that the tool will generate different VHDL automatically. And although I am connecting two adders using magnets, it still shows the error that input is missing.
Another Query is that do the output of one full adder and input for the next full adder should have the same variable name?(In case of RCA.
Please can you demonstrate this using one full adder and implementing a 4-BIT RCA.