Reply To: vhdl component file is not generated

[Fabrizio]

Dear Bandan,

your log file reports that there is no possible connection for input pin (b) at coordinate x=-1, y=2, layer=0.
Probably you placed the input pin (b) on layer 0 instead of layer 1. Moving it to the upper layer should solve your issue.