Home › Forums › MagCAD Support › HDL Models › Simulation for half adder › Reply To: Simulation for half adder
January 2, 2018 at 5:44 pm
#1147
![Chinmay Joshi](https://topolinano.polito.it/wp-content/plugins/ultimate-member/assets/img/default_avatar.jpg)
Participant
Hi Fabrizio,
Here is my circuit for half adder using minority NAND configuration. I am still getting the wrong output.