Home Forums MagCAD Support HDL Models Error During Simulating using Xilinx ISE

Viewing 4 posts - 1 through 4 (of 4 total)
  • Author
    Posts
  • #1737
    Saurabh KumarSaurabh Kumar
    Participant

    Hi,
    I was simulating my design and there is no error in MagCAD. While I enter the values in Xilinx and run syntax check, it shows the Error “Physical unit does not denote a physical type”
    Can you please have a look. I am attaching my qll file also.

    #1739
    UmbertoUmberto
    Moderator

    Hi,
    please attach also the qll of the component that are inside your design.
    Some more information about the error would be useful too.
    Umberto

    #1740
    Saurabh KumarSaurabh Kumar
    Participant

    Please find attached the files.

    Thanks
    Saurabh

    #1743
    FabrizioFabrizio
    Moderator

    Hi,

    you are getting this error because one of the signals is named “sec”, which is a VHDL keyword for seconds.

    Fabrizio

Viewing 4 posts - 1 through 4 (of 4 total)
  • The topic ‘Error During Simulating using Xilinx ISE’ is closed to new replies.