Optimising the design to implement Boolean expressions

[Sagar Agrawal]

Hi
I just started using the MagCAD tool last week and have worked through the basics of pNML design. By referring to the research paper, ‘MagCAD: Tool for the Design of 3-D Magnetic Circuits’ and the MagCAD User guide I have learnt how to create basic 2 input logic gates such as ‘And’ and ‘Or’. I have attached the schematic of a 2 input ‘and’ and ‘or’ gate I created.

OR
AND

Using these basic gates I can also design a full adder circuit. While reading through the research paper, however, I came across a full adder circuit which uses only 3 , 3 input gates. I implemented it and verified the result. The circuit schematic is attached here. I would like to know the procedure by which we can minimise the gates while implementing a boolean expression.

Full-Adder

Thank You
Sagar Agrawal

• This topic was modified 8 years, 2 months ago by Sagar Agrawal.
• This topic was modified 8 years, 2 months ago by Sagar Agrawal.
• This topic was modified 8 years, 2 months ago by Sagar Agrawal.
• This topic was modified 8 years, 2 months ago by RIENTE FABRIZIO.
• This topic was modified 8 years, 2 months ago by RIENTE FABRIZIO.

[Fabrizio]

Hi,
from you screenshots I see two identical gates implementing a 2 input NAND gate. The nucleation center surrounded by 3 inputs implements a negated majority voter.
To optimize circuits, I suggest you to synthetize the boolean network with ABC or by using MIG before drawing the schematics with MagCAD.

• This reply was modified 8 years, 2 months ago by Fabrizio.

[Sagar Agrawal]

Thanks a lot for the suggestion. I will look into majority inverter graph and I’ll try to optmise my circuit. 🙂

The two gates I attached earlier work as ‘AND’ and ‘OR’ when I simulated them. I have attached the timing diagrams below

AND timing diagram
OR timing diagram

• This reply was modified 8 years, 2 months ago by Fabrizio.

[Fabrizio]

You are right. I was considering the value on the magnets, which is inverted.

[Author]

Posts